Verifying Ip-Cores By Mapping Gate To Rtl-Level Designs