Design-Technology Co-Optimization of Ferroelectric Devices for Capacitive In-Memory Computing and On-Chip Buffers