Analysis And Design Of Decision Feedback Equalizers For Bitrates Of 10 Gbps And Beyond In Submicron Cmos