Design Considerations for Paralleling Multiple Chips in SiC Power Modules