Algorithms and architectures for MCMC acceleration in FPGAs