Implementations of high performance architecture for IEEE 754 compliant floating-point adders