A Risk Based Approach to Module Tolerance Specification